2016-01-08 20:49:23 +00:00
|
|
|
#ifndef GUARD_GBA_SYSCALL_H
|
|
|
|
#define GUARD_GBA_SYSCALL_H
|
|
|
|
|
2016-10-31 08:14:22 +00:00
|
|
|
#define RESET_EWRAM 0x01
|
|
|
|
#define RESET_IWRAM 0x02
|
|
|
|
#define RESET_PALETTE 0x04
|
|
|
|
#define RESET_VRAM 0x08
|
|
|
|
#define RESET_OAM 0x10
|
|
|
|
#define RESET_SIO_REGS 0x20
|
|
|
|
#define RESET_SOUND_REGS 0x40
|
|
|
|
#define RESET_REGS 0x80
|
|
|
|
#define RESET_ALL 0xFF
|
|
|
|
|
|
|
|
void SoftReset(u32 resetFlags);
|
|
|
|
|
|
|
|
void RegisterRamReset(u32 resetFlags);
|
|
|
|
|
|
|
|
void VBlankIntrWait(void);
|
|
|
|
|
2017-01-14 01:40:03 +00:00
|
|
|
u16 Sqrt(u32 num);
|
|
|
|
|
|
|
|
u16 ArcTan2(s16 x, s16 y);
|
|
|
|
|
2016-01-08 20:49:23 +00:00
|
|
|
#define CPU_SET_SRC_FIXED 0x01000000
|
|
|
|
#define CPU_SET_16BIT 0x00000000
|
|
|
|
#define CPU_SET_32BIT 0x04000000
|
|
|
|
|
2016-10-31 08:14:22 +00:00
|
|
|
void CpuSet(const void *src, void *dest, u32 control);
|
|
|
|
|
|
|
|
#define CPU_FAST_SET_SRC_FIXED 0x01000000
|
|
|
|
|
|
|
|
void CpuFastSet(const void *src, void *dest, u32 control);
|
|
|
|
|
2017-01-14 01:40:03 +00:00
|
|
|
void BgAffineSet(struct BgAffineSrcData *src, struct BgAffineDstData *dest, s32 count);
|
|
|
|
|
2016-10-31 08:14:22 +00:00
|
|
|
void ObjAffineSet(struct ObjAffineSrcData *src, void *dest, s32 count, s32 offset);
|
2016-01-08 20:49:23 +00:00
|
|
|
|
2018-10-21 07:24:57 +00:00
|
|
|
void LZ77UnCompWram(const u32 *src, void *dest);
|
2017-01-14 01:40:03 +00:00
|
|
|
|
2018-10-21 07:24:57 +00:00
|
|
|
void LZ77UnCompVram(const u32 *src, void *dest);
|
2017-01-14 01:40:03 +00:00
|
|
|
|
|
|
|
void RLUnCompWram(const void *src, void *dest);
|
|
|
|
|
|
|
|
void RLUnCompVram(const void *src, void *dest);
|
|
|
|
|
|
|
|
int MultiBoot(struct MultiBootParam *mp);
|
|
|
|
|
2016-01-08 20:49:23 +00:00
|
|
|
#endif // GUARD_GBA_SYSCALL_H
|