mirror of https://github.com/pret/pokeemerald.git
134 lines
2.0 KiB
ArmAsm
134 lines
2.0 KiB
ArmAsm
|
.include "rom_header.s"
|
||
|
|
|
||
|
|
_080000C0:
|
||
|
|
.long 0
|
||
|
|
|
||
|
|
_080000C4:
|
||
|
|
.short 0
|
||
|
|
|
||
|
|
_080000C6:
|
||
|
|
.short 0
|
||
|
|
|
||
|
|
_080000C8:
|
||
|
|
.long 0
|
||
|
|
|
||
|
|
.incbin "base_emerald.gba", 0xCC, 0x204 - 0xCC
|
||
|
|
|
||
|
|
arm_func_start Init
|
||
|
|
Init:
|
||
|
|
mov r0, PSR_IRQ_MODE
|
||
|
|
msr cpsr_cf, r0
|
||
|
|
ldr sp, sp_irq
|
||
|
|
mov r0, PSR_SYS_MODE
|
||
|
|
msr cpsr_cf, r0
|
||
|
|
ldr sp, sp_sys
|
||
|
|
ldr r1, =INTR_VECTOR
|
||
|
|
adr r0, InterruptMain
|
||
|
|
str r0, [r1]
|
||
|
|
ldr r1, =Main + 1
|
||
|
|
mov lr, pc
|
||
|
|
bx r1
|
||
|
|
b Init
|
||
|
|
|
||
|
|
.align 2, 0
|
||
|
|
sp_sys: .4byte IWRAM_END - 0x1c0
|
||
|
|
sp_irq: .4byte IWRAM_END - 0x60
|
||
|
|
|
||
|
|
.pool
|
||
|
|
|
||
|
|
arm_func_end Init
|
||
|
|
|
||
|
|
arm_func_start InterruptMain
|
||
|
|
InterruptMain:
|
||
|
|
mov r3, 0x4000000
|
||
|
|
add r3, r3, 0x200
|
||
|
|
ldr r2, [r3]
|
||
|
|
ldrh r1, [r3, 0x8]
|
||
|
|
mrs r0, spsr
|
||
|
|
stmdb sp!, {r0-r3,lr}
|
||
|
|
mov r0, 0
|
||
|
|
strh r0, [r3, 0x8]
|
||
|
|
and r1, r2, r2, lsr 16
|
||
|
|
mov r12, 0
|
||
|
|
ands r0, r1, 0x4
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
mov r0, 0x1
|
||
|
|
strh r0, [r3, 0x8]
|
||
|
|
ands r0, r1, 0x80
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x40
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x2
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x1
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x8
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x10
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x20
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x100
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x200
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x400
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x800
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x1000
|
||
|
|
bne _08000320
|
||
|
|
add r12, r12, 0x4
|
||
|
|
ands r0, r1, 0x2000
|
||
|
|
strbne r0, [r3, -0x17C]
|
||
|
|
_0800031C:
|
||
|
|
bne _0800031C
|
||
|
|
_08000320:
|
||
|
|
strh r0, [r3, 0x2]
|
||
|
|
bic r2, r2, r0
|
||
|
|
ldr r0, =0x03007868
|
||
|
|
ldr r0, [r0]
|
||
|
|
ldrb r0, [r0, 0xA]
|
||
|
|
mov r1, 0x8
|
||
|
|
mov r0, r1, lsl r0
|
||
|
|
orr r0, r0, 0x2000
|
||
|
|
orr r1, r0, 0xC6
|
||
|
|
and r1, r1, r2
|
||
|
|
strh r1, [r3]
|
||
|
|
mrs r3, cpsr
|
||
|
|
bic r3, r3, 0xDF
|
||
|
|
orr r3, r3, 0x1F
|
||
|
|
msr cpsr_cf, r3
|
||
|
|
ldr r1, =0x03002710
|
||
|
|
add r1, r1, r12
|
||
|
|
ldr r0, [r1]
|
||
|
|
stmdb sp!, {lr}
|
||
|
|
add lr, pc, 0
|
||
|
|
bx r0
|
||
|
|
ldmia sp!, {lr}
|
||
|
|
mrs r3, cpsr
|
||
|
|
bic r3, r3, 0xDF
|
||
|
|
orr r3, r3, 0x92
|
||
|
|
msr cpsr_cf, r3
|
||
|
|
ldmia sp!, {r0-r3,lr}
|
||
|
|
strh r2, [r3]
|
||
|
|
strh r1, [r3, 0x8]
|
||
|
|
msr spsr_cf, r0
|
||
|
|
bx lr
|
||
|
|
|
||
|
|
.pool
|
||
|
|
|
||
|
|
arm_func_end InterruptMain
|