2018-06-24 14:09:41 +00:00
|
|
|
GetSRAMBank::
|
2013-09-08 06:50:06 +00:00
|
|
|
; load sram bank a
|
|
|
|
; if invalid bank, sram is disabled
|
|
|
|
cp NUM_SRAM_BANKS
|
|
|
|
jr c, OpenSRAM
|
|
|
|
jr CloseSRAM
|
|
|
|
|
2018-06-24 14:09:41 +00:00
|
|
|
OpenSRAM::
|
2013-09-08 06:50:06 +00:00
|
|
|
; switch to sram bank a
|
|
|
|
push af
|
|
|
|
; latch clock data
|
|
|
|
ld a, 1
|
|
|
|
ld [MBC3LatchClock], a
|
|
|
|
; enable sram/clock write
|
|
|
|
ld a, SRAM_ENABLE
|
|
|
|
ld [MBC3SRamEnable], a
|
|
|
|
; select sram bank
|
|
|
|
pop af
|
|
|
|
ld [MBC3SRamBank], a
|
|
|
|
ret
|
|
|
|
|
2018-06-24 14:09:41 +00:00
|
|
|
CloseSRAM::
|
2013-09-08 06:50:06 +00:00
|
|
|
push af
|
|
|
|
ld a, SRAM_DISABLE
|
|
|
|
; reset clock latch for next time
|
|
|
|
ld [MBC3LatchClock], a
|
|
|
|
; disable sram/clock write
|
|
|
|
ld [MBC3SRamEnable], a
|
|
|
|
pop af
|
|
|
|
ret
|