mirror of https://github.com/icedland/iced.git
30 lines
1.1 KiB
C#
30 lines
1.1 KiB
C#
/*
|
|
Copyright (C) 2018 de4dot@gmail.com
|
|
|
|
This file is part of Iced.
|
|
|
|
Iced is free software: you can redistribute it and/or modify
|
|
it under the terms of the GNU Lesser General Public License as published by
|
|
the Free Software Foundation, either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
Iced is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public License
|
|
along with Iced. If not, see <https://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#if !NO_INSTR_INFO
|
|
namespace Iced.Intel {
|
|
static class InstructionInfoConstants {
|
|
// This is the largest vector register. If it's VEX/EVEX, the upper bits are always cleared when writing to any sub reg, eg. YMM0
|
|
public const Register VMM_first = Register.ZMM0;
|
|
public const Register VMM_last = Register.ZMM31;
|
|
public const int VMM_count = VMM_last - VMM_first + 1;
|
|
}
|
|
}
|
|
#endif
|